

Paralleling MOSFETs in high power applications

Introduction

- Phil Ellis
- Principal Applications Engineer

- Neil Massey
- International Product Marketing Manager





Contents

- Overview
- MOSFET parameters & influence on dissipation
- Circuit optimization
- PCB Layout influence
- Summary

Parallel MOSFET Applications






PWM

- Motor drive
- Switched mode PSU




Load Switching

- Safety switch
- E-fuse



IDEAL



MOSFET Parameters


$V_{GS(th)}$ Spread: Current Sharing

- M1: $V_{GS(th)} = 2.4\text{ V}$
- M2: $V_{GS(th)} = 3.0\text{ V}$
- M3: $V_{GS(th)} = 3.6\text{ V}$


Worst case spread from datasheet

$V_{GS(th)}$ [V]	Conditions
2.4 (min)	$V_{DS} = 12\text{ V}$, $I_D = 1\text{ mA}$
3.0 (typ)	
3.6 (max)	

Latest T9 has improved 1.2 V $V_{gs(th)}$ spread



■ Sharing Switching ■ Sharing Conduction





$R_{DS(on)}$ Spread: Current Sharing

- BUK7S1R0-40H
- M1: $R_{DS(on)} = 0.62 \text{ m}\Omega$
- M2: $R_{DS(on)} = 0.88 \text{ m}\Omega$
- M3: $R_{DS(on)} = 1.00 \text{ m}\Omega$

Worst case spread from datasheet



$R_{DS(on)}$ [m Ω]	Conditions
0.62 (min)	$V_{GS} = 10 \text{ V}$, $I_D = 25 \text{ A}$, $T_j = 25 \text{ }^\circ\text{C}$
0.88 (typ)	
1.00 (max)	



$Q_{G(\text{tot})}$ Spread: Current Sharing

- M1: $Q_{G(\text{tot})} = 94.4 \text{ nC}$
 - M2: $Q_{G(\text{tot})} = 125.7 \text{ nC}$
 - M3: $Q_{G(\text{tot})} = 158.0 \text{ nC}$
- Worst case spread from datasheet





$Q_{GS} \text{ [nC]}$	Conditions
27.148	$V_{DS} = 32 \text{ V},$ $I_D = 25 \text{ A},$ $V_{GS} = 10 \text{ V}$
40.024	
$Q_{GD} \text{ [nC]}$	
17.008	
34.211	




The background features a solid orange color with several white geometric shapes. On the left, there is a large white shape resembling a stylized 'X' or a pair of intersecting lines with rounded ends. In the bottom right corner, there is a white semi-circle. The text 'Circuit Optimisation' is centered in the orange area.

Circuit Optimisation



Localized Gate Resistor Split




Impact of Gate Resistor Split



■ Sharing Switching ■ Sharing Conduction





■ Sharing Switching ■ Sharing Conduction



PCB Layout




Temperature Dependency: Thermal Coupling

- $R_{DS(on)}$ Positive Temperature Coefficient improves sharing when each paralleled MOSFET is thermally isolated from the others – $R_{th(coupling)}$ is high
- However the junction temperature can easily exceed the 175 °C limit!
- Good thermal coupling between paralleled MOSFETs is preferred as it allows for overall lower T_j



$R_{DSon}(M1) = 0.62 \text{ m}\Omega$ and $R_{DSon}(M2) = 1 \text{ m}\Omega$

Current Density Simulation



Recommend to use current flow simulation to optimise layout


M1 M2 M3
Low Side Active
Good current share due to layout

M4 M5 M6
High Side Active
Current share due to layout could be optimised

*Simulation from scSTREAM by Cradle

Summary

- MOSFET parameters when paralleling: consider V_{th} as the most important, then $R_{DS(on)}$ and finally Q_g has the least influence on behaviour overall.
- Circuit layout should be considered:
 - optimise thermal coupling
 - current path should be balanced – use simulation
- For more detail Nexperia have a new paralleling applications note AN50005 available now
- Interactive Application Note; IAN coming soon
- For more information, please go to www.nexperia.com



Please share your
questions and insights



EFFICIENCY WINS.