Features and benefits
-
Asynchronous operation
-
8-bit transceivers
-
Six additional buffer/driver lines peripheral to cable
-
Five additional control lines from cable
-
5 V tolerant
-
ESD protection:
-
HBM JESD22-A114E exceeds 2000 V
-
MM JESD22-A115-A exceeds 200 V
-
-
Latch-up current protection exceeds 500 mA per JEDEC Std 19
-
Input hysteresis
-
Low-noise operation
-
IEEE 1284 compliant level 1 and 2
-
Overvoltage protection on B/Y side for off-state
-
A side 3-state option
-
B side active or resistive pull-up option
-
Cable side supply voltage for 5 V or 3 V operation
Documentation (2)
File name | Title | Type | Date |
---|---|---|---|
PDI1284P11 | 3.3 V parallel interface transceiver/buffer | Data sheet | 2021-07-06 |
AN263 | Power considerations when using CMOS and BiCMOS logic devices | Application note | 2023-02-07 |
Support
If you are in need of design/technical support, let us know and fill in the answer form, we'll get back to you shortly.