74ALVCH16601

18-bit universal bus transceiver (3-State)

The 74ALVCH16601 is an 18-bit universal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable (OE _AB and OE _BA) latch enable (LE_AB and LE_BA ) , and clock (CP_AB and CP_BA) inputs. For A-to-B data flowthe device operates in the transparent mode when LE_AB is High. When LE_AB is Low, the A data is latched if CP_AB is held at a High or Low logic level. If LE_AB is Low, the A-bus data is stored in the latch/flip-flop on the Low-to-High transition of CP_AB. When OE _AB is Low, the outputs are active. When OE _AB is High, the outputs are in the high-impedance state. The clocks can be controlled with the clock-enable inputs (CE _BA /CE _AB).

Data flow for B-to-A is similar to that of A-to-B but uses OE _BA LE_BA and CP_BA.

To ensure the high impedance state during power up or power down, OE _BA and OE _AB should be tied to V_CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver. Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Features and benefits

Complies with JEDEC standard no. 8-1A
CMOS low power consumption
Direct interface with TTL levels
MULTIBYTE™ flow-through standard pin-out architecture
Low inductance multiple V_CC and ground pins for minimum noise and ground bounce
Current drive ±24 mA at 3.0 V
All inputs have bus hold circuitry
Output drive capability 50 Ω transmission lines @ 85 °C

Parametrics

Type number	Product status	V_CC(A) (V)	V_CC(B) (V)	Logic switching levels	Output drive capability (mA)	t_pd (ns)	Nr of bits	f_max (MHz)	Power dissipation considerations	T_amb (°C)	R_th(j-a) (K/W)	Package name
74ALVCH16601DGG	Production	1.65 - 3.6	n.a.	TTL	± 24	2.8	18	150	low	-40~85	93	TSSOP56

Package

Type number	Package	Package information	Reflow-/Wave soldering	Packing	Status	Marking	Orderable part number, (Ordering code (12NC))
74ALVCH16601DGG	TSSOP56 (SOT364-1)	SOT364-1	SSOP-TSSOP-VSO-WAVE	Reel 13" Q1/T1 in Drypack	Active	ALVCH16601	74ALVCH16601DGGY ( 9352 625 46518 )

Discontinuation information

Type number	Orderable part number, (Ordering code (12NC))	Last time buy date	Last time delivery date	Replacement product
74ALVCH16601DGG	935262546512	2021-12-31	2022-06-30	74ALVCH16601DGG
74ALVCH16601DGG	935262546112
74ALVCH16601DGG	935262546118

Quality, reliability & chemical content

Type number	Orderable part number	Chemical content	RoHS / RHF	Leadfree conversion date	MSL	MSL leadfree
74ALVCH16601DGG	74ALVCH16601DGGY	74ALVCH16601DGG		Always Pb-free	2	2

Quality and reliability disclaimer

Documentation (4)

File name	Title	Type	Date
74ALVCH16601	18-bit universal bus transceiver; 3-state	Data sheet	2018-08-14
alvch16601	alvch16601 IBIS model	IBIS model	2013-04-07
SOT364-1	plastic, thin shrink small outline package; 56 leads; 0.5 mm pitch; 14 mm x 6.1 mm x 1.2 mm body	Package information	2020-04-21
SSOP-TSSOP-VSO-WAVE	Footprint for wave soldering	Wave soldering	2009-10-08

Support

If you are in need of design/technical support, let us know and fill in the answer form, we'll get back to you shortly.

Models

File name	Title	Type	Date
alvch16601	alvch16601 IBIS model	IBIS model	2013-04-07

Ordering, pricing & availability

74ALVCH16601DGG

Sample

As a Nexperia customer you can order samples via our sales organization or directly via our Online Sample Store: https://extranet.nexperia.com.

Sample orders normally take 2-4 days for delivery.

If you do not have a direct account with Nexperia our network of global and regional distributors is available and equipped to support you with Nexperia samples.