74LVC2G32DP

Dual 2-input OR gate

The 74LVC2G32 provides a 2-input OR gate function.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using I_OFF. The I_OFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

Dual 2-input OR gate

Buy from Nexperia

SKU	Stock*	MOQ	Price per unit**	Quantity

Buy from distributors

Seller	SKU	Stock	MOQ		1	10	100	1,000	10,000	Purchase

Seller	SKU	Stock	MOQ		1	10	100	1,000	10,000	Purchase

Seller	SKU	Stock	MOQ		1	10	100	1,000	10,000	Purchase

Seller	SKU	Stock	MOQ		1	10	100	1,000	10,000	Purchase

* Stock values are subject to change
** Displayed price per unit is based on small quantity orders
*** Authorized resellers for overstock, mature, and discontinued products which are warranted for reliability by the reseller, no longer by Nexperia

Features

Wide supply voltage range from 1.65 V to 5.5 V
5 V tolerant outputs in the Power-down mode
High noise immunity
±24 mA output drive (V_CC = 3.0 V)
CMOS low power consumption
Complies with JEDEC standard:
- JESD8-7 (1.65 V to 1.95 V)
- JESD8-5 (2.3 V to 2.7 V)
- JESD8-B/JESD36 (2.7 V to 3.6 V)
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
ESD protection:
- HBM JESD22-A114F exceeds 2000 V
- MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃

Target applications

Parametrics

Type number	Product status	V_CC (V)	Logic switching levels	Output drive capability (mA)	t_pd (ns)	f_max (MHz)	No of bits	Power dissipation considerations	T_amb (Cel)	R_th(j-a) (K/W)	Ψ_th(j-top) (K/W)	R_th(j-c) (K/W)	Package name
74LVC2G32DP	Production	1.65 - 5.5	CMOS/LVTTL	+/- 32	2.2	150	2	low	-40~125	210	18.8	104	TSSOP8

Package

Type number	Orderable part number, (Ordering code (12NC))	Status	Marking	Package	Outline version	Reflow-/Wave soldering	Packing
74LVC2G32DP	74LVC2G32DP,125 ( 9352 735 83125 )	Active	V32	TSSOP8 (SOT505-2)	SOT505-2		Reel 7" Q3/T4, Reverse

Quality, reliability & chemical content

Type number	Orderable part number	Chemical content	RoHS / RHF	Leadfree conversion date	EFR	IFR	MTBF (hour)	MSL	MSL leadfree
74LVC2G32DP	74LVC2G32DP,125	74LVC2G32DP		week 41, 2004	123.8	3.87	2.58E8	1	1

Quality and reliability disclaimer

Series

74LVC2G32 - Dual 2-input OR gate

Documentation (6)

File name	Title	Type	Date
74LVC2G32	Dual 2-input OR gate	Data sheet	2017-07-14
AN10161	PicoGate Logic footprints	Application note	2002-10-29
AN11009	Pin FMEA for LVC family	Application note	2019-01-09
lvc2g32	74LVC2G32 IBIS model	IBIS model	2014-10-20
SOT505-2_125	TSSOP8: Reel pack, reverse; SMD, 7" Q3/T4 Standard product orientation Orderable part number ending ,125 or H Ordering code (12NC) ending 125	Packing	2013-05-02
SOT505-2	plastic, thin shrink small outline package; 8 leads; 0.65 mm pitch; 3 mm x 3 mm x 1.1 mm body	Outline drawing	2018-11-14

Support

If you are in need of design/technical support, let us know and fill in the answer form, we'll get back to you shortly.

Models

File name	Title	Type	Date
lvc2g32	74LVC2G32 IBIS model	IBIS model	2014-10-20

Ordering, pricing & availability

Type number	Orderable part number	Ordering code (12NC)	Packing	Buy online
74LVC2G32DP	74LVC2G32DP,125	935273583125	Reel 7" Q3/T4, Reverse	Order product

Sample

As a Nexperia customer you can order samples via our sales organization or directly via our Online Sample Store: https://extranet.nexperia.com.

Sample orders normally take 2-4 days for delivery.

If you do not have a direct account with Nexperia our network of global and regional distributors is available and equipped to support you with Nexperia samples.