Bipolar transistors


ESD protection, TVS, filtering and signal conditioning





Analog & Logic ICs

Automotive qualified products (AEC-Q100/Q101)


Presettable synchronous 4-bit binary counter; synchronous reset

The 74LVC163 is a synchronous presettable binary counter which features an internal look-ahead carry and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (pin CP). The outputs (pins Q0 to Q3) of the counters may be preset to a HIGH-level or LOW-level. A LOW-level at the parallel enable input (pin PE) disables the counting action and causes the data at the data inputs (pins D0 to D3) to be loaded into the counter on the positive-going edge of the clock (provided that the set-up and hold time requirements for PE are met). Preset takes place regardless of the levels at count enable inputs (pin CEP and CET). A LOW-level at the master reset input (pin MR) sets all four outputs of the flip-flops (pins Q0 to Q3) to LOW-level after the next positive-going transition on the clock input (pin CP) (provided that the set-up and hold time requirements for PE are met). This action occurs regardless of the levels at input pins PE, CET and CEP. This synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate.

The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs (pin CEP and CET) must be HIGH in count. The CET input is fed forward to enable the terminal count output (pin TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH-level output of Q0. This pulse can be used to enable the next cascaded stage.

The maximum clock frequency for the cascaded counters is determined by tPHL (propagation delay CP to TC) and tsu (set-up time CEP to CP) according to the formula: .

Features and benefits

  • Wide supply voltage range from 1.2 V to 3.6 V

  • Inputs accept voltages up to 5.5 V

  • CMOS low power consumption

  • Direct interface with TTL levels

  • Synchronous reset

  • Synchronous counting and loading

  • Two count enable inputs for n-bit cascading

  • Positive edge-triggered clock

  • Complies with JEDEC standard:

    • JESD8-7A (1.65 V to 1.95 V)

    • JESD8-5A (2.3 V to 2.7 V)

    • JESD8-C/JESD36 (2.7 V to 3.6 V)

  • ESD protection:

    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V

    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

  • Specified from -40 °C to +85 °C and -40 °C to 125 °C


Type numberProduct statusVCC (V)Output drive capability (mA)Logic switching levelstpd (ns)Power dissipation considerationsTamb (°C)Rth(j-a) (K/W)Ψth(j-top) (K/W)Rth(j-c) (K/W)Package name
74LVC163BQProduction1.2 - 3.6± 24CMOS/LVTTL4.9low-40~1259313.862DHVQFN16
74LVC163DProduction1.2 - 3.6± 24CMOS/LVTTL4.9low-40~125929.651.7SO16
74LVC163PWProduction1.2 - 3.6± 24CMOS/LVTTL4.9low-40~1251254.654.7TSSOP16


Type numberPackagePackage informationReflow-/Wave solderingPackingStatusMarkingOrderable part number, (Ordering code (12NC))
( 9352 756 15115 )
( 9352 105 40118 )
( 9352 105 60118 )

Discontinuation information

Type numberOrderable part number, (Ordering code (12NC))Last time buy dateLast time delivery dateReplacement productStatusComments

      Environmental information

      Type numberOrderable part numberChemical contentRoHSRHF-indicatorLeadfree conversion date
      74LVC163BQ74LVC163BQ,11574LVC163BQAlways Pb-free
      74LVC163D74LVC163D,11874LVC163DAlways Pb-free
      74LVC163PW74LVC163PW,11874LVC163PWweek 10, 2005
      Quality and reliability disclaimer

      Documentation (13)

      File nameTitleTypeDate
      74LVC163Presettable synchronous 4-bit binary counter; synchronous resetData sheet2024-02-12
      AN263Power considerations when using CMOS and BiCMOS logic devicesApplication note2023-02-07
      AN11009Pin FMEA for LVC familyApplication note2019-01-09
      lvc163lvc163 IBIS modelIBIS model2013-04-07
      Nexperia_Selection_guide_2023Nexperia Selection Guide 2023Selection guide2023-05-10
      lvclvc Spice modelSPICE model2013-05-06
      SOT763-1plastic, leadless dual in-line compatible thermal enhanced very thin quad flat package; 16 terminals; 0.5 mm pitch; 3.5 mm x 2.5 mm x 1 mm bodyPackage information2023-05-11
      SO-SOJ-WAVEFootprint for wave solderingWave soldering2009-10-08
      SO-SOJ-REFLOWFootprint for reflow solderingReflow soldering2009-10-08
      WAVE_BG-BD-1Wave soldering profileWave soldering2021-09-08
      SOT109-1plastic, small outline package; 16 leads; 1.27 mm pitch; 9.9 mm x 3.9 mm x 1.75 mm bodyPackage information2023-11-07
      SOT403-1plastic, thin shrink small outline package; 16 leads; 5 mm x 4.4 mm x 1.2 mm bodyPackage information2023-11-08
      SSOP-TSSOP-VSO-WAVEFootprint for wave solderingWave soldering2009-10-08


      If you are in need of design/technical support, let us know and fill in the answer form, we'll get back to you shortly.


      File nameTitleTypeDate
      lvc163lvc163 IBIS modelIBIS model2013-04-07
      lvclvc Spice modelSPICE model2013-05-06

      Ordering, pricing & availability


      As a Nexperia customer you can order samples via our sales organization or directly via our Online Sample Store:

      Sample orders normally take 2-4 days for delivery.

      If you do not have a direct account with Nexperia our network of global and regional distributors is available and equipped to support you with Nexperia samples.