×

74HC4046APW-Q100

Phase-locked loop with VCO

The 74HC4046A-Q100 is a high-speed Si-gate CMOS device. It is specified in compliance with JEDEC standard no 7A.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

Orderable parts

Type number Orderable part number Ordering code (12NC) Package Buy from distributors
74HC4046APW-Q100 74HC4046APW-Q100J 935690964118 SOT403-1 Order product

Features and benefits

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)

    • Specified from -40 °C to +85 °C and from -40 °C to +125 °C

  • Low power consumption

  • VCO-Inhibit control for ON/OFF keying and for low standby power consumption

  • Center frequency up to 17 MHz (typical) at VCC = 4.5 V

  • Choice of three phase comparators:

    • PC1: EXCLUSIVE-OR

    • PC2: Edge-triggered J-K flip-flop

    • PC3: Edge-triggered RS flip-flop

  • Excellent Voltage Controlled Oscillator (VCO) linearity

  • Low frequency drift with supply voltage and temperature variations

  • Operating power supply voltage range:

    • VCO section 3.0 V to 6.0 V

    • Digital section 2.0 V to 6.0 V

  • Zero voltage offset due to operational amplifier buffering

  • ESD protection:

    • HBM: ANSI/ESDA/Jedec JS-001 Class 2 exceeds 2 kV

    • CDM: ANSI/ESDA/Jedec JS-002 Class C3 exceeds 1 kV

Applications

  • FM modulation and demodulation

  • Frequency synthesis and multiplication

  • Frequency discrimination

  • Tone decoding

  • Data synchronization and conditioning

  • Voltage-to-frequency conversion

  • Motor-speed control

Parametrics

Type numberProduct statusVCC (V)Logic switching levelsOutput drive capability (mA)tpd (ns)Power dissipation considerationsTamb (°C)Rth(j-a) (K/W)Ψth(j-top) (K/W)Rth(j-c) (K/W)Package name
74HC4046APW-Q100Production3.0 - 6.0CMOS± 5.218low-40~1251091.036TSSOP16

PCB Symbol, Footprint and 3D Model

Model NameDescription

Package

Type numberOrderable part number, (Ordering code (12NC))StatusMarkingPackagePackage informationReflow-/Wave solderingPacking
74HC4046APW-Q10074HC4046APW-Q100J
( 9356 909 64118 )
ActiveHC4046A
TSSOP16
(SOT403-1)
SOT403-1SSOP-TSSOP-VSO-WAVE
SOT403-1_118

Environmental information

Type numberOrderable part numberChemical contentRoHSRHF-indicator
74HC4046APW-Q10074HC4046APW-Q100J74HC4046APW-Q100
Quality and reliability disclaimer

Documentation (5)

File nameTitleTypeDate
74HC4046A_Q100Phase-locked loop with VCOData sheet2023-06-08
hc4046a74HC4046A IBIS modelIBIS model2019-11-01
74HC4046APW-Q100_Nexperia_Product_Reliability74HC4046APW-Q100 Nexperia Product ReliabilityQuality document2023-05-29
SSOP-TSSOP-VSO-WAVEFootprint for wave solderingWave soldering2009-10-08
SOT403-1_118TSSOP16; Reel pack for SMD, 13"; Q1/T1 product orientationPacking information2020-02-14

Support

If you are in need of design/technical support, let us know and fill in the answer form, we'll get back to you shortly.

Models

File nameTitleTypeDate
hc4046a74HC4046A IBIS modelIBIS model2019-11-01

PCB Symbol, Footprint and 3D Model

Model NameDescription

Ordering, pricing & availability

Type numberOrderable part numberOrdering code (12NC)PackingPacking quantityBuy online
74HC4046APW-Q10074HC4046APW-Q100J935690964118SOT403-1_118- Order product

Sample

As a Nexperia customer you can order samples via our sales organization or directly via our Online Sample Store: https://extranet.nexperia.com.

Sample orders normally take 2-4 days for delivery.

If you do not have a direct account with Nexperia our network of global and regional distributors is available and equipped to support you with Nexperia samples.

How does it work?

The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.