Bipolar transistors

Diodes

ESD protection, TVS, filtering and signal conditioning

MOSFETs

SiC MOSFETs

GaN FETs

IGBTs

Analog & Logic ICs

Automotive qualified products (AEC-Q100/Q101)
74HCT109PW-Q100

74HCT109PW-Q100 Production

Dual JK flip-flop with set and reset; positive-edge-trigger

The 74HC109-Q100; 74HCT109-Q100 is a dual positive edge triggered JK flip-flop featuring individual J and K inputs, clock (CP) inputs, set (SD) and reset (RD) inputs and complementary Q and Q outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The J and K inputs control the state changes of the flip-flops as described in the mode select function table. The J and K inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. The JK design allows operation as a D-type flip-flop by connecting the J and K inputs together. This device features reduced input threshold levels to allow interfacing to TTL logic levels. Inputs also include clamp diodes, this enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.
  • Product details
  • Documentation
  • Support
  • Ordering
  • Interactive datasheet

Product details

Features and benefits

  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)

    • Specified from -40 °C to +85 °C and from -40 °C to +125 °C

  • J and K inputs for easy D-type flip-flop

  • Toggle flip-flop or "do nothing" mode

  • Wide supply voltage range:

    • For 74HC109-Q100: from 2.0 V to 6.0 V

    • For 74HCT109-Q100: from 4.5 V to 5.5 V

  • CMOS low power dissipation

  • High noise immunity

  • Input levels:

    • For 74HC109-Q100: CMOS level

    • For 74HCT109-Q100: TTL level

  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B

  • 74HC109-Q100 complies with JEDEC standards:

    • JESD8C (2.7 V to 3.6 V)

    • JESD7A (2.0 V to 6.0 V)

  • 74HCT109-Q100 complies with JEDEC standard JESD7A (2.0 V to 6.0 V)

  • ESD protection:

    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V

    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

Register once, drag and drop ECAD models into your CAD tool and speed up your design.

More information

Quality and reliability disclaimer

Support

Please contact us if you have any questions. If you are in need of design support, please fill in the technical support form, we will get back to you shortly.

Please visit our engineer exchange forum or contact us for further support.

Longevity

The Nexperia Longevity Program is aimed to provide our customers information from time to time about the expected time that our products can be ordered. The NLP is reviewed and updated regularly by our Executive Management Team. View our longevity program here.

Sample

As a Nexperia customer you can order samples via our sales organization.

If you do not have a direct account with Nexperia our network of global and regional distributors is available and equipped to support you with Nexperia samples. Check out the list of official distributors.

Interactive datasheet

How does it work?

The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.

Interactive datasheet