Orderable parts
Type number | Orderable part number | Ordering code (12NC) | Package | Buy from distributors |
---|---|---|---|---|
74AUP1T97GM | 74AUP1T97GM,115 | 935280469115 | SOT886 | Order product |
74AUP1T97GM | 74AUP1T97GM,132 | 935280469132 | SOT886 | Order product |
Register once, drag and drop ECAD models into your CAD tool and speed up your design.
Click here for more informationLow-power configurable gate with voltage-level translator
The 74AUP1T97 is a configurable multiple function gate with level translating, Schmitt-trigger inputs. The device can be configured as any of the following logic functions MUX, AND, OR, NAND, NOR, inverter and buffer; using the 3-bit input. All inputs can be connected directly to VCC or GND. Low threshold Schmitt trigger inputs allow these devices to be driven by 1.8 V logic levels in 3.3 V applications. This device ensures very low static and dynamic power consumption across the entire VCC range from 2.3 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.
Wide supply voltage range from 2.3 V to 3.6 V
CMOS low power dissipation
High noise immunity
Overvoltage tolerant inputs to 3.6 V
Low noise overshoot and undershoot < 10 % of VCC
IOFF circuitry provides partial power-down mode operation
Latch-up performance exceeds 100 mA per JESD 78 Class II
Low static power consumption; ICC = 1.5 μA (maximum)
Complies with JEDEC standards:
JESD8-12 (0.8 V to 1.3 V)
JESD8-11 (0.9 V to 1.65 V)
JESD8-7 (1.65 V to 1.95 V)
JESD8-5 (2.3 V to 2.7 V)
JESD8C (2.7 V to 3.6 V)
ESD protection:
HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
Multiple package options
Specified from -40 °C to +85 °C and -40 °C to +125 °C
Type number | Product status | VCC (V) | Logic switching levels | Output drive capability (mA) | tpd (ns) | fmax (MHz) | Nr of bits | Power dissipation considerations | Tamb (°C) | Rth(j-a) (K/W) | Ψth(j-top) (K/W) | Rth(j-c) (K/W) | Package name |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|
74AUP1T97GM | Production | 2.3 - 3.6 | CMOS | ± 1.9 | 8.7 | 70 | 1 | ultra low | -40~125 | 290 | 6.5 | 145 | XSON6 |
Model Name | Description |
---|---|
|
Type number | Orderable part number, (Ordering code (12NC)) | Status | Marking | Package | Package information | Reflow-/Wave soldering | Packing |
---|---|---|---|---|---|---|---|
74AUP1T97GM | 74AUP1T97GM,115 (935280469115) |
Active | 59 |
![]() XSON6 (SOT886) |
SOT886 |
REFLOW_BG-BD-1
|
SOT886_115 |
74AUP1T97GM,132 (935280469132) |
Active | 59 | SOT886_132 |
Type number | Orderable part number | Chemical content | RoHS | RHF-indicator |
---|---|---|---|---|
74AUP1T97GM | 74AUP1T97GM,115 | 74AUP1T97GM |
|
![]() |
74AUP1T97GM | 74AUP1T97GM,132 | 74AUP1T97GM |
|
![]() |
File name | Title | Type | Date |
---|---|---|---|
74AUP1T97 | Low-power configurable gate with voltage-level translator | Data sheet | 2023-07-17 |
AN10161 | PicoGate Logic footprints | Application note | 2002-10-29 |
Nexperia_document_guide_Logic_translators | Nexperia Logic Translators | Brochure | 2021-04-12 |
Nexperia_document_guide_MiniLogic_MicroPak_201808 | MicroPak leadless logic portfolio guide | Brochure | 2018-09-03 |
SOT886 | 3D model for products with SOT886 package | Design support | 2019-10-03 |
aup1t97 | aup1t97 IBIS model | IBIS model | 2015-09-06 |
Nexperia_document_leaflet_Logic_AUP_technology_portfolio_201904 | Nexperia_document_leaflet_Logic_AUP_technology_portfolio_201904 | Leaflet | 2019-04-12 |
Nexperia_package_poster | Nexperia package poster | Leaflet | 2020-05-15 |
DFN1410-6_SOT886_mk | plastic, extremely thin small outline package; no leads; 6 terminals; 0.6 mm pitch; 1 mm x 1.45 mm x 0.5 mm body | Marcom graphics | 2017-01-28 |
XSON6_SOT886_mk | plastic, extremely thin small outline package; no leads; 6 terminals; 0.6 mm pitch; 1 mm x 1.45 mm x 0.5 mm body | Marcom graphics | 2017-01-28 |
SOT886 | plastic, leadless extremely thin small outline package; 6 terminals; 0.5 mm pitch; 1 mm x 1.45 mm x 0.5 mm body | Package information | 2022-06-01 |
SOT886_115 | XSON6; Reel pack for SMD, 7''; Q1/T1 product orientation | Packing information | 2020-04-21 |
SOT886_132 | XSON6; Reel pack for SMD, 7''; Q3/T4 product orientation | Packing information | 2020-04-21 |
74AUP1T97GM_Nexperia_Product_Reliability | 74AUP1T97GM Nexperia Product Reliability | Quality document | 2023-05-29 |
REFLOW_BG-BD-1 | Reflow soldering profile | Reflow soldering | 2021-04-06 |
MAR_SOT886 | MAR_SOT886 Topmark | Top marking | 2013-06-03 |
If you are in need of design/technical support, let us know and fill in the answer form we'll get back to you shortly.
Model Name | Description |
---|---|
|
Type number | Orderable part number | Ordering code (12NC) | Status | Packing | Packing Quantity | Buy online |
---|---|---|---|---|---|---|
74AUP1T97GM | 74AUP1T97GM,115 | 935280469115 | Active | SOT886_115 | 5,000 | Order product |
74AUP1T97GM | 74AUP1T97GM,132 | 935280469132 | Active | SOT886_132 | 5,000 | Order product |
As a Nexperia customer you can order samples via our sales organization.
If you do not have a direct account with Nexperia our network of global and regional distributors is available and equipped to support you with Nexperia samples. Check out the list of official distributors.
The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.