74LVC574A-Q100

Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

The 74LVC574A-Q100 is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using I_OFF. The I_OFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

Features and benefits

Automotive product qualification in accordance with AEC-Q100 (Grade 1)
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Wide supply voltage range from 1.2 to 3.6 V
CMOS low power consumption
Direct interface with TTL levels
Overvoltage tolerant inputs to 5.5 V
High-impedance when V_CC = 0 V
8-bit positive edge-triggered register
Independent register and 3-state buffer operation
Flow-through pin-out architecture
I_OFF circuitry provides partial Power-down mode operation
Complies with JEDEC standard:
- JESD8-7A (1.65 V to 1.95 V)
- JESD8-5A (2.3 V to 2.7 V)
- JESD8-C/JESD36 (2.7 V to 3.6 V)
ESD protection:
- HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
- CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

Parametrics

Type number	Product status	V_CC (V)	Logic switching levels	Output drive capability (mA)	t_pd (ns)	f_max (MHz)	Power dissipation considerations	T_amb (°C)	R_th(j-a) (K/W)	Ψ_th(j-top) (K/W)	R_th(j-c) (K/W)	Package name
74LVC574ABQ-Q100	Production	1.2 - 3.6	CMOS/LVTTL	± 24	3.2	150	low	-40~125	79	9.5	50	DHVQFN20
74LVC574APW-Q100	Production	1.2 - 3.6	CMOS/LVTTL	± 24	3.2	150	low	-40~125	101	4.7	45	TSSOP20

Package

Type number	Package	Package information	Reflow-/Wave soldering	Packing	Status	Marking	Orderable part number, (Ordering code (12NC))
74LVC574ABQ-Q100	DHVQFN20 (SOT764-1)	SOT764-1		SOT764-1_115	Active	LVC574A	74LVC574ABQ-Q100X ( 9356 916 07115 )
74LVC574APW-Q100	TSSOP20 (SOT360-1)	SOT360-1	SSOP-TSSOP-VSO-WAVE	SOT360-1_118	Active	LVC574A	74LVC574APW-Q100J ( 9356 916 08118 )

Environmental information

Type number	Orderable part number	Chemical content	RoHS	RHF-indicator	Leadfree conversion date
74LVC574ABQ-Q100	74LVC574ABQ-Q100X	74LVC574ABQ-Q100
74LVC574APW-Q100	74LVC574APW-Q100J	74LVC574APW-Q100

Quality and reliability disclaimer

Documentation (4)

File name	Title	Type	Date
74LVC574A_Q100	Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state	Data sheet	2023-11-02
SOT764-1	plastic, leadless dual in-line compatible thermal enhanced very thin quad flat package; 20 terminals; 0.5 mm pitch; 4.5 mm x 2.5 mm x 1 mm body	Package information	2022-06-21
SSOP-TSSOP-VSO-WAVE	Footprint for wave soldering	Wave soldering	2009-10-08
SOT360-1	plastic, thin shrink small outline package; 20 leads; 0.65 mm pitch; 6.5 mm x 4.4 mm x 1.1 mm body	Package information	2022-06-21

Support

If you are in need of design/technical support, let us know and fill in the answer form, we'll get back to you shortly.

Ordering, pricing & availability

Sample

As a Nexperia customer you can order samples via our sales organization or directly via our Online Sample Store: https://extranet.nexperia.com.

Sample orders normally take 2-4 days for delivery.

If you do not have a direct account with Nexperia our network of global and regional distributors is available and equipped to support you with Nexperia samples.