ALVT logic devices are specified over 2.7V to 3.6V and support live insertion. With output drive as high as 64 mA and typical propagation delay of 1.5 ns, the ALVT family consists of 16-bit parallel interface logic.
Power up reset, power up 3-state output, bus hold and live insertion are some of the advanced features of these devices making them ideal for parallel backplane applications.
ALVT products are available in standard SSOP and TSSOP packages.
Nexperia's ALVT products are fully specified from -40°C to 85°C.
Key features and benefits
- 1.5 ns typical propagation delay
- Output drive capability IOH / IOL = -32 / +64 mA
- 5 V-tolerant I/O
- Power-up / power-down 3-state
- Live insertion
- Bus hold on data inputs
- Optional: Buffers and drivers with 30 Ω integrated termination resistor
Key applications
- Backplane drivers
- Workstations
- Telecom and networking equipment
- Advanced bus interfaces
- Computer peripherals
Parametric search
Advanced Low-Voltage BiCMOS Technology (ALVT)
Please wait loading data... Parametric search is unavailable.
Products
Analog & Logic ICs
| Type number | Description | Status | Quick access |
|---|---|---|---|
| 74ALVT162245DGG | 16-bit transceiver with 30 Ohm termination resistors; 3-state | Production | |
| 74ALVT16244DGG | 16-bit buffer/driver; 3-state | Production | |
| 74ALVT162821DGG | 20-bit bus interface D-type flip-flop; positive-edge trigger with 30 Ohm termination resistors; 3-state | Production | |
| 74ALVT162823DGG | 18-bit bus-interface D-type flip-flop with reset and enable with 30 Ohm termination resistors; 3-state | Production | |
| 74ALVT162827DGG | 20-bit buffer/line driver, non-inverting,with 30Ohm termination resistors (3-State) | Production | |
| 74ALVT16373DGG | 16-bit transparent D-type latch; 3-state | Production | |
| 74ALVT16821DGG | 20-bit bus interface D-type flip-flop; positive-edge trigger; 3-state | Production | |
| 74ALVT16823DGG | 18-bit bus-interface D-type flip-flop with reset and enable; 3-state | Production | |
| 74ALVT16827DGG | 20-bit buffer/line driver; non-inverting; 3-state | Production |
Documentation
| File name | Title | Type | Date |
|---|---|---|---|
| TSSOP48_SOT362-1_mk | plastic, thin shrink small outline package; 48 leads; 0.5 mm pitch; 12.8 mm x 6.1 mm x 1.2 mm body | Marcom graphics | 2017-01-28 |
| Nexperia_document_whitepaper_FloatingInputs_Logic_BusHold_201909 | Addressing floating inputs in digital systems (Bus Hold) | White paper | 2019-10-01 |
| Nexperia_Selection_guide_2023 | Nexperia Selection Guide 2023 | Selection guide | 2023-05-10 |
If you have a support question, let us know. If you are in need of design support, let us know and fill in the answer form, well get back to you shortly.
Or contact us for further support.
Datasheets (9)
| File name | Title | Type | Date |
|---|---|---|---|
| 74ALVT162245 | 16-bit transceiver with 30 Ohm termination resistors; 3-state | Data sheet | 2021-02-03 |
| 74ALVT16244 | 16-bit buffer/line driver; 3-state | Data sheet | 2018-02-02 |
| 74ALVT162821 | 20-bit bus interface D-type flip-flop; positive-edge trigger with 30 Ω termination resistors; 3-state | Data sheet | 2020-10-19 |
| 74ALVT162823 | 18-bit bus-interface D-type flip-flop with reset and enable with 30 Ohm termination resistors; 3-state | Data sheet | 2018-01-23 |
| 74ALVT162827 | 20-bit buffer/line driver; non-inverting; with 30 Ohm termination resistors; 3-state | Data sheet | 2018-01-26 |
| 74ALVT16373 | 16-bit transparent D-type latch; 3-state | Data sheet | 2021-07-14 |
| 74ALVT16821 | 20-bit bus interface D-type flip-flop; positive-edge trigger; 3-state | Data sheet | 2018-01-23 |
| 74ALVT16823 | 18-bit bus-interface D-type flip-flop with reset and enable; 3-state | Data sheet | 2020-10-20 |
| 74ALVT16827 | 20-bit buffer/line driver; non-inverting; 3-state | Data sheet | 2018-01-26 |