Register once, drag and drop ECAD models into your CAD tool and speed up your design.

Click here for more information


16-bit transceiver/register with dual enable; 3-state

The 74ALVCH16652 consists of 16 non-inverting bus transceiver circuits with 3-state outputs, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Data on the ‘A’ or ‘B’, or both buses, will be stored in the internal registers, at the appropriate clock inputs (nCPAB or nCPBA) regardless of the select inputs (nSAB and nSBA) or output enable (nOEAB and nOEBA) control inputs.

Depending on the select inputs nSAB and nSBA data can directly go from input to output (real-time mode) or data can be controlled by the clock (storage mode), when OE inputs permit this operating mode.

The output enable inputs nOEAB and nOEBA determine the operation mode of the transceiver. When nOEAB is LOW, no data transmission from nBn to nAn is possible and when nOEBA is HIGH, no data transmission from nBn to nAn is possible.

When nSAB and nSBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling nOEAB and nOEBA. In this configuration each output reinforces its input.

Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Orderable parts

Type number Orderable part number Ordering code (12NC) Package Buy from distributors
74ALVCH16652DGG 74ALVCH16652DGGS 935262799512 SOT364-1 Order product
74ALVCH16652DGG 74ALVCH16652DGGY 935262799518 SOT364-1 Order product

Features and benefits

  • Wide supply voltage range of 1.2 V to 3.6 V
  • CMOS low power consumption
  • Direct interface with TTL levels
  • Current drive ±24 mA at VCC = 3.0 V.
  • MULTIBYTE flow-through standard pin-out architecture
  • Low inductance multiple VCC and GND pins for minimum noise and ground bounce
  • All data inputs have bushold
  • Output drive capability 50 Ω transmission lines at 85 °C
  • Complies with JEDEC standards:
    • JESD8-5 (2.3 V to 2.7 V)
    • JESD8B/JESD36 (2.7 V to 3.6 V)
  • ESD protection:
    • HBM ANSI/ESDA/JEDEC JS-001 exceeds 2000 V
    • CDM JESD22-C101E exceeds 1000 V



Type numberProduct statusVCC(A) (V)VCC(B) (V)Logic switching levelsOutput drive capabilitytpd (ns)No of bitsfmax (MHz)Power dissipation considerationsTamb (°C)Rth(j-a) (K/W)Ψth(j-top) (K/W)Package name
74ALVCH16652DGGProduction1.65 - 3.6n.a.TTL+/- 242.616150low-40~859321.0TSSOP56


Type numberOrderable part number, (Ordering code (12NC))StatusMarkingPackagePackage informationReflow-/Wave solderingPacking
( 9352 627 99512 )
Tube in Drypack
( 9352 627 99518 )
ActiveALVCH16652Reel 13" Q1/T1 in Drypack

Quality, reliability & chemical content

Type numberOrderable part numberChemical contentRoHS / RHFEFRIFRMTBF (hour)MSLMSL leadfree
Quality and reliability disclaimer

Documentation (3)

File nameTitleTypeDate
74ALVCH1665216-bit transceiver/register with dual enable; 3-stateData sheet2018-09-12
alvch16652alvch16652 IBIS modelIBIS model2013-04-07
SSOP-TSSOP-VSO-WAVEFootprint for wave solderingWave soldering2009-10-08


If you are in need of design/technical support, let us know and fill in the answer form, we'll get back to you shortly.


File nameTitleTypeDate
alvch16652alvch16652 IBIS modelIBIS model2013-04-07

Ordering, pricing & availability

Type numberOrderable part numberOrdering code (12NC)PackingBuy online
74ALVCH16652DGG74ALVCH16652DGGS935262799512Tube in DrypackOrder product
74ALVCH16652DGG74ALVCH16652DGGY935262799518Reel 13" Q1/T1 in DrypackOrder product


As a Nexperia customer you can order samples via our sales organization or directly via our Online Sample Store:

Sample orders normally take 2-4 days for delivery.

If you do not have a direct account with Nexperia our network of global and regional distributors is available and equipped to support you with Nexperia samples.