Register once, drag and drop ECAD models into your CAD tool and speed up your design.

Click here for more information

74AUP2T1326GF ECAD models PCB Symbol, Footprint & ECAD Model

Low-power dual supply buffer/line driver; 3-state

The 74AUP2T1326 is a high-performance, dual supply, low-power, low-voltage, dual buffer/line driver with output enable circuitry.

The 74AUP2T1326 is designed for logic-level translation and combines the functions of the 74AUP1G32 and 74AUP2G126. The buffer/line driver is controlled by two output enable inputs (1OE and 2OE). A logic LOW on input 1OE causes the output 2Y to assume a high-impedance OFF-state, a logic LOW on 2OE causes the output 3Y to assume a high-impedance OFF-state. The output 1Y is the result of a logic OR of the two output enable inputs.

The output enable inputs (1OE and 2OE) are Schmitt trigger inputs, they switch at different voltages for positive and negative-going signals. The difference between the positive voltage VT+ and the negative voltage VT- is defined as the input hysteresis voltage VH. The output enable inputs accept standard input signals and are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals

Both VCC(A) and VCC(B) can be supplied at any voltage between 1.1 V and 3.6 V making the device suitable for interfacing between any of the low voltage nodes (1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V) with compatible input levels. Pins 1OE, 2OE and 1Y are referenced to VCC(A) and pins A, 2Y and 3Y are referenced to VCC(B).

The device ensures low static and dynamic power consumption and is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the outputs, preventing any damaging backflow current through the device when it is powered down.

Orderable parts

Type number Orderable part number Ordering code (12NC) Package Buy from distributors
74AUP2T1326GF 74AUP2T1326GF,115 935286883115 SOT1081-2 Order product
74AUP2T1326GF 74AUP2T1326GF,132 935286883132 SOT1081-2 Order product

Features

  • Wide supply voltage range:
    • VCC(A): 1.1 V to 3.6 V; VCC(B): 1.1 V to 3.6 V.
  • High noise immunity
  • Complies with JEDEC standards:
    • JESD8-7 (1.2 V to 1.95 V)
    • JESD8-5 (1.8 V to 2.7 V)
    • JESD8-B (2.7 V to 3.6 V)
  • ESD protection:
    • HBM JESD22-A114F Class 2A exceeds 2000 V
    • MM JESD22-A115-A exceeds 200 V
    • CDM JESD22-C101E exceeds 1000 V
  • Low static power consumption; ICC = 0.9 uA (maximum)
  • Latch-up performance exceeds 100 mA per JESD 78 Class II
  • Inputs accept voltages up to 3.6 V
  • Low noise overshoot and undershoot < 10 % of VCC
  • IOFF circuitry provides partial Power-down mode operation
  • Multiple package options
  • Specified from -40 °C to +85 °C

Target applications

Parametrics

Type numberProduct statusVCC (V)Logic switching levelsOutput drive capability (mA)tpd (ns)fmax (MHz)No of bitsPower dissipation considerationsTamb (°C)Package name
74AUP2T1326GFEnd of life1.1 - 3.6CMOS+/- 1.93.8702ultra low-40~125XSON10

Package

All type numbers in the table below are discontinued. See the table Discontinuation information for more information.

Type numberOrderable part number, (Ordering code (12NC))StatusMarkingPackageOutline versionReflow-/Wave solderingPacking
74AUP2T1326GF74AUP2T1326GF,115
( 9352 868 83115 )
Discontinued / End-of-lifepf
XSON10
(SOT1081-2)
SOT1081-2Reel 7" Q1/T1

Discontinuation information

Type numberOrderable part numberlabel.orderingCodeLast time buy dateLast time delivery dateReplacement productStatusComments
74AUP2T1326GF74AUP2T1326GF,1159352868831152019-12-312020-06-30No replacementFull withdrawal

Quality, reliability & chemical content

All type numbers in the table below are discontinued. See the table Discontinuation information for more information.

Type numberOrderable part numberChemical contentRoHS / RHFMSLMSL leadfree
74AUP2T1326GF74AUP2T1326GF,11574AUP2T1326GF11
Quality and reliability disclaimer

Documentation (5)

File nameTitleTypeDate
74AUP2T1326low-power dual supply buffer/line driver; 3-stateData sheet2017-05-03
AN10161PicoGate Logic footprintsApplication note2002-10-29
Nexperia_document_leaflet_Logic_AUP_technology_portfolio_201904Nexperia_document_leaflet_Logic_AUP_technology_portfolio_201904Leaflet2019-04-12
Nexperia_document_Logic_CombinationLogic_infocard_201710Combination logic solutions cardLeaflet2017-10-16
SOT1081-2plastic, leadless extremely thin small outline package; 10 terminals; 0.35 mm pitch; 1.7 mm x 1 mm x 0.5 mm bodyOutline drawing2018-06-04

Support

If you are in need of design/technical support, let us know and fill in the answer form, we'll get back to you shortly.