Orderable parts
| Type number | Orderable part number | Ordering code (12NC) | Package | Buy from distributors |
|---|---|---|---|---|
| 74AUP1T34GW-Q100 | 74AUP1T34GW-Q100H | 935302098125 | SOT353-1 | Order product |
Register once, drag and drop ECAD models into your CAD tool and speed up your design.
Click here for more information74AUP1T34GW-Q100
Low-power dual supply translating buffer
The 74AUP1T34-Q100 is a single dual supply translating buffer. Input A is referenced to VCC(A) and output Y is referenced to VCC(Y). Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 1.1 V to 3.6 V. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.
Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from -40 °C to +85 °C and -40 °C to +125 °C
Wide supply voltage range from 1.1 V to 3.6 V
CMOS low power dissipation
High noise immunity
Complies with JEDEC standards:
JESD8-7 (1.2 V to 1.95 V)
JESD8-5 (1.8 V to 2.7 V)
JESD8-B (2.7 V to 3.6 V)
Wide supply voltage range:
VCC(A): 1.1 V to 3.6 V
VCC(Y): 1.1 V to 3.6 V
Low static power consumption; ICC = 0.9 µA (maximum)
Each port operates over the full 1.1 V to 3.6 V power supply range
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
Overvoltage tolerant inputs to 3.6 V
Low noise overshoot and undershoot < 10 % of VCC
IOFF circuitry provides partial Power-down mode operation
ESD protection:
HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
Parametrics
| Type number | VCC (V) | Logic switching levels | Output drive capability (mA) | Nr of bits | Power dissipation considerations | Tamb (°C) | Rth(j-a) (K/W) | Ψth(j-top) (K/W) | Rth(j-c) (K/W) | Package name |
|---|---|---|---|---|---|---|---|---|---|---|
| 74AUP1T34GW-Q100 | n.a. | CMOS | ± 4 | 1 | ultra low | -40~125 | 292 | 65.6 | 165 | TSSOP5 |
PCB Symbol, Footprint and 3D Model
| Model Name | Description |
|---|---|
|
|
Package
| Type number | Orderable part number, (Ordering code (12NC)) | Status | Marking | Package | Package information | Reflow-/Wave soldering | Packing |
|---|---|---|---|---|---|---|---|
| 74AUP1T34GW-Q100 | 74AUP1T34GW-Q100H (935302098125) |
Active | pQ |
TSSOP5 (SOT353-1) |
SOT353-1 |
WAVE_BG-BD-1
|
SOT353-1_125 |
Environmental information
| Type number | Orderable part number | Chemical content | RoHS | RHF-indicator |
|---|---|---|---|---|
| 74AUP1T34GW-Q100 | 74AUP1T34GW-Q100H | 74AUP1T34GW-Q100 |
|
|
Series
Documentation (14)
| File name | Title | Type | Date |
|---|---|---|---|
| 74AUP1T34_Q100 | Low-power dual supply translating buffer | Data sheet | 2024-09-23 |
| AN10161 | PicoGate Logic footprints | Application note | 2002-10-29 |
| AN11052 | Pin FMEA for AUP family | Application note | 2019-01-09 |
| AN90063 | Questions about package outline drawings | Application note | 2025-06-13 |
| Nexperia_document_guide_MiniLogic_PicoGate_201901 | PicoGate leaded logic portfolio guide | Brochure | 2019-01-07 |
| SOT353-1 | 3D model for products with SOT353-1 package | Design support | 2019-09-23 |
| aup1t34 | 74AUP1T34 IBIS model | IBIS model | 2014-12-14 |
| Nexperia_document_leaflet_Logic_AUP_technology_portfolio_201904 | Nexperia_document_leaflet_Logic_AUP_technology_portfolio_201904 | Leaflet | 2019-04-12 |
| Nexperia_package_poster | Nexperia package poster | Leaflet | 2020-05-15 |
| TSSOP5_SOT353-1_mk | plastic, thin shrink small outline package; 5 leads; 0.65 mm pitch; 2 mm x 1.25 mm x 0.95 mm body | Marcom graphics | 2018-07-25 |
| SOT353-1 | plastic thin shrink small outline package; 5 leads; body width 1.25 mm | Package information | 2022-11-15 |
| SOT353-1_125 | TSSOP5; Reel pack for SMD, 7"; Q3/T4 product orientation | Packing information | 2023-02-21 |
| 74AUP1T34GW-Q100_Nexperia_Product_Reliability | 74AUP1T34GW-Q100 Nexperia Product Reliability | Quality document | 2025-03-20 |
| WAVE_BG-BD-1 | Wave soldering profile | Wave soldering | 2021-09-08 |
Support
If you are in need of design/technical support, let us know and fill in the answer form we'll get back to you shortly.
Longevity
The Nexperia Longevity Program is aimed to provide our customers information from time to time about the expected time that our products can be ordered. The NLP is reviewed and updated regularly by our Executive Management Team. View our longevity program here.
PCB Symbol, Footprint and 3D Model
| Model Name | Description |
|---|---|
|
|
Ordering, pricing & availability
| Type number | Orderable part number | Ordering code (12NC) | Status | Packing | Packing Quantity | Buy online |
|---|---|---|---|---|---|---|
| 74AUP1T34GW-Q100 | 74AUP1T34GW-Q100H | 935302098125 | Active | SOT353-1_125 | 3,000 |
|
Sample
As a Nexperia customer you can order samples via our sales organization.
If you do not have a direct account with Nexperia our network of global and regional distributors is available and equipped to support you with Nexperia samples. Check out the list of official distributors.
How does it work?
The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.