Presettable synchronous 4-bit binary counter; asynchronous reset

The 74LVC161 is a synchronous presettable binary counter which features an internal look-ahead carry and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (pin CP). The outputs (pins Q0 to Q3) of the counters may be preset to a HIGH-level or LOW-level. A LOW-level at the parallel enable input (pin PE) disables the counting action and causes the data at the data inputs (pins D0 to D3) to be loaded into the counter on the positive-going edge of the clock (provided that the set-up and hold time requirements for PE are met). Preset takes place regardless of the levels at count enable inputs (pins CEP and CET). A LOW-level at the master reset input (pin MR) sets all four outputs of the flip-flops (pins Q0 to Q3) to LOW-level regardless of the levels at input pins CP, PE, CET and CEP (thus providing an asynchronous clear function).

The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs (pin CEP and CET) must be HIGH to count. The CET input is fed forward to enable the terminal count output (pin TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH-level output of Q0. This pulse can be used to enable the next cascaded stage.

The maximum clock frequency for the cascaded counters is determined by tPHL (propagation delay CP to TC) and tsu (set-up time CEP to CP) according to the formula: fmax = 1/ (tPHL(max)+tsu)

It is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

Features and benefits

  • 5 V tolerant inputs for interfacing with 5 V logic
  • Wide supply voltage range from 1.2 V to 3.6 V
  • CMOS low power consumption
  • Direct interface with TTL levels
  • Asynchronous reset
  • Synchronous counting and loading
  • Two count enable inputs for n-bit cascading
  • Positive edge-triggered clock
  • Complies with JEDEC standard:
    • JESD8-7A (1.65 V to 1.95 V)
    • JESD8-5A (2.3 V to 2.7 V)
    • JESD8-C/JESD36 (2.7 V to 3.6 V)
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C
  • ESD protection:
    • HBM JESD22-A114F exceeds 2000 V
    • MM JESD22-A115-B exceeds 200 V
    • CDM JESD22-C101E exceeds 1000 V


Type numberProduct statusVCC (V)Output drive capability (mA)Logic switching levelstpd (ns)Power dissipation considerationsTamb (°C)Rth(j-a) (K/W)Ψth(j-top) (K/W)Rth(j-c) (K/W)Package name
74LVC161BQProduction1.2 - 3.6± 24CMOS/LVTTL4.9low-40~1259313.862DHVQFN16
74LVC161DProduction1.2 - 3.6± 24CMOS/LVTTL4.9low-40~125929.651.7SO16
Not for design inSSOP16
74LVC161PWProduction1.2 - 3.6± 24CMOS/LVTTL4.9low-40~1251254.654.7TSSOP16


Type numberPackagePackage informationReflow-/Wave solderingPackingStatusMarkingOrderable part number, (Ordering code (12NC))
SOT763-1Reel 7” Q1/T1 or Q2/T3ActiveLVC16174LVC161BQ,115
( 9352 756 12115 )
Reel 13" Q1/T1Active74LVC161D74LVC161D,118
( 9352 105 10118 )
Bulk PackActive74LVC161D74LVC161D,112
( 9352 105 10112 )

Reel 13" Q1/T1ActiveLVC16174LVC161DB,118
( 9352 105 20118 )
Reel 13" Q1/T1ActiveLVC16174LVC161PW,118
( 9352 105 30118 )
Bulk PackActiveLVC16174LVC161PW,112
( 9352 105 30112 )

Discontinuation information

Type numberOrderable part number, (Ordering code (12NC))Last time buy dateLast time delivery dateReplacement productStatusComments

    Quality, reliability & chemical content

    Type numberOrderable part numberChemical contentRoHS / RHFLeadfree conversion dateEFRIFRMTBF (hour)MSLMSL leadfree
    74LVC161BQ74LVC161BQ,11574LVC161BQAlways Pb-free123.83.872.58E811
    74LVC161D74LVC161D,11874LVC161DAlways Pb-free123.83.872.58E811
    74LVC161D74LVC161D,11274LVC161DAlways Pb-free123.83.872.58E811
    74LVC161DB,11874LVC161DBweek 13, 200511
    74LVC161PW74LVC161PW,11874LVC161PWweek 10, 2005123.83.872.58E811
    74LVC161PW74LVC161PW,11274LVC161PWweek 10, 2005123.83.872.58E811
    Quality and reliability disclaimer

    Documentation (15)

    File nameTitleTypeDate
    74LVC161Presettable synchronous 4-bit binary counter; asynchronous resetData sheet2017-05-03
    AN11009Pin FMEA for LVC familyApplication note2019-01-09
    lvc161lvc161 IBIS modelIBIS model2013-04-07
    Nexperia_Selection_guide_2020Nexperia Selection Guide 2020Selection guide2020-01-31
    Nexperia_Selection_guide_2021Nexperia Selection Guide 2021Selection guide2021-01-08
    lvclvc Spice modelSPICE model2013-05-06
    SOT763-1plastic, leadless dual in-line compatible thermal enhanced very thin quad flat package; 16 terminals; 0.5 mm pitch; 3.5 mm x 2.5 mm x 1 mm bodyPackage information2020-04-21
    SOT109-1plastic, small outline package; 16 leads; 1.27 mm pitch; 9.9 mm x 3.9 mm x 1.75 mm bodyPackage information2021-01-06
    SO-SOJ-WAVEFootprint for wave solderingWave soldering2009-10-08
    SO-SOJ-REFLOWFootprint for reflow solderingReflow soldering2009-10-08
    SSOP-TSSOP-VSO-WAVEFootprint for wave solderingWave soldering2009-10-08
    SOT403-1plastic, thin shrink small outline package; 16 leads; 5 mm x 4.4 mm x 1.1 mm bodyPackage information2020-04-21
    SSOP-TSSOP-VSO-REFLOWFootprint for reflow solderingReflow soldering2009-10-08
    SSOP-TSSOP-VSO-WAVEFootprint for wave solderingWave soldering2009-10-08
    SOT338-1plastic, shrink small outline package; 16 leads; 0.65 mm pitch; 6.2 mm x 5.3 mm x 2 mm bodyPackage information2020-04-21


    If you are in need of design/technical support, let us know and fill in the answer form, we'll get back to you shortly.


    File nameTitleTypeDate
    lvc161lvc161 IBIS modelIBIS model2013-04-07
    lvclvc Spice modelSPICE model2013-05-06

    Ordering, pricing & availability


    As a Nexperia customer you can order samples via our sales organization or directly via our Online Sample Store: https://extranet.nexperia.com.

    Sample orders normally take 2-4 days for delivery.

    If you do not have a direct account with Nexperia our network of global and regional distributors is available and equipped to support you with Nexperia samples.